On: DDR4 memory interface

[rayiner]

Also, routing wide fast interfaces is hard, because of clock skew between the parallel lanes. Having independent parallel channels mitigates that somewhat, but if anything the trend is towards narrow serial interconnects.

[chiph → rayiner]

As someone who fought large 50-wire SCSI cables in small computer cases, fast+wide interfaces are hard to route in the macro world too.