Hacker News
new
|
past
|
comments
|
ask
|
show
|
jobs
|
submit
login
VLM
on Sept 16, 2013
|
parent
|
context
|
favorite
| on:
How to Write Safe Verilog: Become a PL Troll
Yes good point. Probably add another one to the standard HN FPGA FAQ that doing / learning X at home is pretty easy, as long as its not prefixed by "GHz" or "really fast".
Consider applying for YC's Fall 2026 batch!
Applications
are open till July 27.
Guidelines
|
FAQ
|
Lists
|
API
|
Security
|
Legal
|
Apply to YC
|
Contact
Search: