Hacker Newsnew | past | comments | ask | show | jobs | submitlogin

For comparison purposes, Intel Itanium 9500 series Poulson-class processors have ~40 MB of on-chip cache, split among the L1 I&D, L2 and L3 caches.


But that's all SRAM, no? With about 10x the bandwidth.


Yes all SRAM




Consider applying for YC's Winter 2027 batch! Applications are open till November 2.

Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: