Hacker Newsnew | past | comments | ask | show | jobs | submitlogin

Compiling RTL to run on an FPGA is way more complicated than compiling code to run on a CPU. Typically it has to meet timing, which requires detailed knowledge of logic placement. I'm not saying that's impossible, just that it's more complicated.


Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: