Hacker Newsnew | past | comments | ask | show | jobs | submitlogin

A key element was AMD's Barcelona, which was a quad-core design that had TLB problems and failed in the field.

Intel just wired together multiple dual cores in several generations of their CPUs.

AMD should have had this as a contingency. They are doing this same thing now with chiplets.

https://en.wikipedia.org/wiki/AMD_10h#TLB_bug





Consider applying for YC's Winter 2026 batch! Applications are open till Nov 10

Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: