Hacker News new | past | comments | ask | show | jobs | submit login

I'm skeptical if that's design behavior, or if this article is in that category of "stories manufacturers write to trick people into not RMA'ing obviously defective product batches" ("A small number of DDR5 systems...")

It's not only the multiple 15-minute RAM boot times (!?) that are worrying: it's that I'd have zero visibility into what underlying cause is responsible for these "small number" of events, and what other symptoms could develop later on (outside the RMA window). I couldn't just take the manufacturer's reassurance at face value.




> This essentially involves measuring lengths of wires from memory controller to individual DRAM chips. The idea there is that it is impossible to make them well-enough matched for the frequencies involved, so the deliberate difference is compensated for in logic and software (also it saves space on PCB of both motherboard and the DIMMs themselves).

https://www.systemverilog.io/design/ddr4-initialization-and-...

https://www.youtube.com/watch?v=_U3-hST9YBg




Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: