On: Ask HN: Asynchronous FPGAs and flowchart programmi...

[keikobadthebad]

It depends what you are doing but with async it's possible to synthesize SR latches that don't have these setup / hold and metastability problems, the output of the logic is directly strobes that set or reset the storage element.