Hacker News new | past | comments | ask | show | jobs | submit login




The principle of a decaying memory register requiring a refresh on a regular basis is actually not too far distant from how MOSFET DRAM memory works, to the extent I understand it (poorly).

Or, on a broader basis, education within a human population (we spend 15 years sinking information into the infosponges of children and hope that enough of that keeps over a lifetime to sink it into the next generation of infosponges).

Or of manuscript documents, rewritten by hand by scribes. Or palimpsests.

All data storage is ultimately a palimpsest, I'm increasingly convinced.

See also, BTW, delay-line memory:

https://en.wikipedia.org/wiki/Delay-line_memory


I've been told (many years ago) that CRTs for safety-critical applications like railway control used pretty much the same technique to read the image back and comparing it end-to-end to what the display is supposed to be. Never found a peep about that online though, and it seems to me like it'd be easier to just monitor deflection and beam current instead.




Consider applying for YC's Spring batch! Applications are open till Feb 11.

Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: