On: Compiling my own SPARC CPU inside a cheap FPGA

[panpanna]

I think you are correct.

Fpgas are often used as a stepping stone towards cheaper asic or hybrid solutions. asic requires a high volume and a working design, neither of which you have early in the project.