Hacker Newsnew | past | comments | ask | show | jobs | submit | userbinator's commentslogin

Getting them to accept the normalisation of surveillance while they're young?

And then people wonder why authoritarianism is on the rise...


Getting watched by your parents is far different than getting watched by the government. It's no different than parent watching out of the window on kids playing in backyard

> And then people wonder why authoritarianism is on the rise...

It's on the rise because of utter failure of progressive govt to do what people want them to do. People want country to be more prosperous, not to have bleeding heart activists import immigrants or other leftist bullshit. Authoritarian turn is knee jerk reaction to that beacuse they are only ones promising the country for the citizens of the country. If you want less of that, make left that cares about country's people


Still, at some point you do have to give some privacy to your kids. I know the trend is helicopter parenting but it's not helping the kid to be overprotecting.

NetBurst was supposed to be the application of RISC principles to x86 taken to its extreme (ultra-long pipelines to reduce clock-to-clock delay, highest clock speed possible --- basically reducing work-per-clock and hoping that reduces complexity enough to increase clock speed to compensate.) The ALU was 16 bits, "double pumped" with the carry split between the two, which lead to 32-bit ALU operations that don't carry between the lower and upper halves actually finishing a clock cycle faster than those with a carry.

https://stackoverflow.com/questions/45066299/was-there-a-p4-...


Contrast with x86:

    add eax, ecx
    jo overflow

MIPS patents have long expired too (and incidentally for any other CPU released prior to 2006), so that's a moot point.

I don't know if that construction might allow for a more efficient transistor count and it's totally impractical - 1KHz clock speed, 1-bit ALU, etc. - for almost any purpose, but it is technically a RISC-V implementation significantly smaller than 26K

That sounds like a microcoded RISC-V implementation, which can really be done for any ISA at the extreme expense of speed.


If I'm not mistaken, microcode is a thing at least on Intel CPU's, and that is how they patched Spectre, Meltdown and other vulnerabilities – Intel released a microcode update that BIOS applies at the cold start and hot patches the CPU.

Maybe other CPU's have it as well, though I do not have enough information on that.


The original amd64 came out in 2003. Any patents on the original instruction set have long expired, and even more so for 32-bit x86.

Its not about patents. Believe what you want but there is a reason nobody else is doing x86 or ARM chips unless they are allowed by the owner.

ARM was never a "speed demon"; it started out as a low power small-area core and clearly had more complexity and thought put into it than MIPS or RISC-V.

Over a decade ago: https://news.ycombinator.com/item?id=8235120

RISC-V will get there, eventually.

Strong doubt. Those of us who were around in the 90s might remember how much hype there was with MIPS.


I don’t think you remember, But the first Archimedes smoked the just-launched Compaq 386s with a dedicated 387 coprocessor.

It was not designed to be one, but it ended up being surprisingly fast.


MIPS, which RISC-V is closely modeled after, is also roughly 4 decades old and was massively hyped in the early 90s as well.

You have to grok it, and not just Grok it.

When I multibooted Linux, DOS, Windows, and MacOS (Hackintosh) a long time ago, I had a huge FAT32 partition for this purpose as all the OSes could read and write it.

These days, ExFAT should also work for bigger files.


Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: