Hacker News new | comments | show | ask | jobs | submit login

VHDL looks declarative and also appears discrete enough such that you could probably write a virtual machine that would create virtual machines from your VHDL.



> you could probably write a virtual machine

Well, you would not be writing a virtual machine, you would be writing the hardware definition of a real machine. A virtual machine is virtual precisely because it's hardware mimicked by software, whereas there you're doing hardware directly.




Guidelines | FAQ | Support | API | Security | Lists | Bookmarklet | DMCA | Apply to YC | Contact

Search: