Hacker Newsnew | past | comments | ask | show | jobs | submitlogin

You don't need to simulate the design completely/simultaneously. The FPGA sim implementation might only contain 1 CUDA SM, for instance.

For large ASIC designs like this, companies often use numerous (12+) FPGAs connected via transceivers on dedicated simulation boards.



Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: