Hacker News new | past | comments | ask | show | jobs | submit login

tl;dr: Design hardware with VHDL, but generate your VHDL programmatically with Python then easily simulate it.

... I can't say if that's really what's been missing in HW designers' life, but - I'm not one of them, so I wouldn't know.




Guidelines | FAQ | Support | API | Security | Lists | Bookmarklet | Legal | Apply to YC | Contact

Search: