Hacker News new | past | comments | ask | show | jobs | submit login

You must be looking at really old info, which is understandable because page and erase block sizes for current NAND is often hard to get. The first generation of Intel/Micron 3D NAND used 16kB pages and 16MB/24MB erase blocks for MLC and TLC.



Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: